UPDATE: So I did another power cycle and it seems to work noW (sort of) If I run the gate straight to the vca cv in and adjust the gate length there is a noticeable difference. However, if I run the gate to an AD or ADSR then to the cv in and add even the slightest amount of delay or release, there is no change in the gate length at all. On Divkid's video, he is running the gates to an envelope and then to the vca. So I don't know why it doesn't work for me.
Hi @kbowman016 !
There are ADRS (or modules) that respond to the rising and the falling edge and others that just respond to the rising edge. If then destination module only responds to the rising edge the Gate Length won't have any effect.
Hi @kbowman016 !
There are ADRS (or modules) that respond to the rising and the falling edge and others that just respond to the rising edge. If then destination module only responds to the rising edge the Gate Length won't have any effect.
Gottcha! Thanks for the response! For some reason, the original issue I had was solved by a power cycle and your reply takes care of the rest. I've been having a lot of fun using this module and it is exactly the sequencer I have been looking for!
Thanks!
Latest Post: Euclidean patterns in Eloquencer Our newest member: ArchieMitchell Recent Posts Unread Posts
